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Abstract
This research has considered an idealistic non-interleaved planar transformer
wherein only the electromagnetic parasitic capacitive and inductive elements aris-
ing out of the transformer geometry are taken into account, without considering
material limitations. A suitable model for the planar transformer is used to analyse
its frequency and power transfer characteristics; this model was validated by three
dimensional electromagnetic simulations of various planar transformer structures
in FEKO simulation software. The capacitive and inductive parasitics in this model
have been found to be functions of the dielectric thickness.
The theoretical bandwidth for the planar transformer is defined in this research
as a function of dielectric thickness. The effect of dielectric thickness of the trans-
former windings on the bandwidth of the transformer is analysed, based on the
premise that the inherent parasitic capacitive and inductive elements would affect
the transfer characteristics of the transformer. Upon conclusion of this analysis, it
is found that the dielectric thickness of a planar transformer can be optimised such
as to present an optimised bandwidth. A closed form analytic expression for the
optimum dielectric thickness value is derived and presented in this research.
In a design example of a 4:1 50W transformer presented in this research, it has
been shown that the bandwidth can be improved by 384%, along with a power
density improvement of 45%, upon choosing of an optimum dielectric thickness of
0.156mm to replace a standard 0.4mm thick dielectric.
It should be noted that the results derived in this research are purely theoret-
ical, justified by many idealisations and assumptions that are argued throughout
the research. It is thus expected that practical results should at best approach the
theoretical results, due to the known non-ideal nature of reality.
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1Chapter 1
Introduction
Power processing has become the focus of development and research in recent
years as robust and efficient power supplies have been known to be essential in
taking advantage of renewable energy. Due to this, increasing emphasis is being
placed on planar magnetics integration technology for energy processing [1,2]. The
main advantage of this technology is the reduction in cost and volume of electronic
circuits, as well as making the manufacturing process simpler and robust due to
better repeatability.
An important and common magnetic component in many power electronics
topologies is a transformer. Traditionally, these transformers are constructed by
winding insulated metal wires on a ferrite core. However, the geometry of these
structures lead to issues relating to repeatability [3], due to the irregular and un-
predictable alignment of the wires. This in turn impacts on geometry based par-
asitics such as winding capacitance and leakage inductance. Planar transformers
are advantageous in this regard, as parasitics can be potentially controlled fairly
accurately in the design stages, thereby ensuring repeatability. In this context there
is a growing preference to use planar transformers in modern power electronics.
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1.1 Planar Transformers
Planar transformers are a subset of planar magnetics technology. One of the first
publications on this technology appeared in the year 1986 and was the work of A.
Estrov [4], which was later patented in 1991 [5]. These transformers are constructed
by sandwiching layers of conductors, dielectrics and magnetic materials together
[6], as shown in fig. 1.1a & fig. 1.1b. A picture showing planar transformers in
power electronics circuits is shown in fig. 1.2. The advantages of planar transform-
ers become clear in this respect; the planar nature of the windings allow for more
complex winding configurations and also allow for excellent repeatability in man-
ufacturing due to well defined geometry [7]. This characteristic allows parasitics to
be controlled, such that they have the least effect on the performance of the trans-
former. Furthermore, planar transformers exhibit good thermal characteristics and
low profile [2, 8, 9].
Planar transformers often replace traditional transformers for operation fre-
quencies higher than 100kHz [10], and for power levels in the range of several kVA
[11]. Many authors [9, 12–20] cite the above mentioned characteristics as main rea-
sons to use planar transformers in switched-mode power supplies. These benefits
have allowed authors to develop planar transformers for applications in aerospace
[21] and consumer electronics [18, 22, 23].
1.2 The Research Problem
The need for compact and power-dense planar transformers poses a problem, as
it is not known how compact these transformers can be constructed for a given
application without bandwidth deterioration.
Construction of planar transformers up to recent times have not seriously con-
sidered the combined effect of parasitic capacitance and leakage inductance in the
design stages. Authors in [24] claim to be able to custom design transformer cores
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NLP2
NLP1
NLS1
(a) An exploded view of a 2:4 transformer
with one multi-turn layer.
NLP2
NLP1
NLS3
NLS2
NLS1
(b) An exploded view of a 2:3 transformer
with single turn layers.
FIGURE 1.1: Illustrations of planar transformers. Layer-to-layer con-
nections not shown.
in order to achieve a record power density and increase the operating frequency. In
this case, the transformer has not been designed with the effects of both capacitive
and inductive parasitics in mind. This is evident as stray capacitance and leakage
inductance measurements have been made after the transformer was built, and no
comparisons have been made with predicted values, implying that there was no ef-
fort to optimize parasitics in the design stage. Furthermore the dielectric thickness
that is used in the design has been arbitrarily chosen, presumably based on what
was readily available.
Authors in [8,19,25] state that the bulk of research on planar transformers place
more emphasis on the modelling and optimizing of losses and leakage inductance,
and that parasitic capacitance is not seriously considered. The general view is that
both parasitic capacitance and leakage inductance have an impact on the ‘cut-off
frequency’ and ‘bandwidth’ of the transformer respectively [7, 22, 24] (without de-
scribing the exact meaning of ‘cut-off frequency’ or ‘bandwidth’). The parasitics
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FIGURE 1.2: Picture showing (A) a planar transformer with a single
turn layer and (B) a planar transformer with a multi-turn layer in
red.
are also known to lead to EMI issues and distorts currents on excitation side, de-
creasing overall efficiency [8, 26]; discussion on EMI is out of scope of this work.
Although the overall effects of the parasitics are known, there is a general lack of
understanding as to how exactly they affect bandwidth.
The trade-off between leakage inductance, losses and parasitic capacitance has
been investigated to some extent in [8], and in [7] the authors define a ‘figure-of-
trouble’ LC as being the product of leakage inductance and parasitic capacitance,
since both quantities are opposingly dependent on the dielectric thickness of the
windings. In both papers, the trade-off has not been thoroughly investigated within
the context of bandwidth and power density, thus leaving room for research in this
direction.
The bandwidth is thought to be directly related to the energy flow within the
parasitics, which are in turn thought to be functions of dielectric thickness. Band-
width is conventionally defined as the 3dB cut-off point of a signal, where half
the power is lost. This definition may be directly applicable to signal processing
transformers, often found in broadband networks. However, such a definition is
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not suitable for power processing transformers. The terms ‘bandwidth’ or ‘cut-off’
frequency of a transformer are not defined or discussed in literature, although it is
commonly used [7, 22, 24]. Furthermore, there is no generalised analytical expres-
sion for the bandwidth, nor one that is based purely on electromagnetic parasitics,
in literature. In order to avoid any misunderstanding and continue further with
the research, there is a need for the bandwidth of a planar power transformer to be
defined and expressed as a function of capacitive and inductive parasitics. Due to
the exclusion of all non-ideal characteristics such as losses, it can be argued that the
defined bandwidth is actually theoretical and cannot be achieved in practise.
Currently, the dielectric thickness appears to be chosen based on what is read-
ily available, as long as it does not undergo dielectric breakdown. However, the
dielectric thickness has an impact on the capacitive and inductive parasitics within
the transformer, which in turn impacts on the transformer’s operation bandwidth.
It is therefore necessary to choose the dielectric thickness in a optimum manner
with respect to bandwidth. This research is therefore meant to provide a direction
in this regard by means of providing a method to choose the optimum dielectric
thickness.
It is reasoned that once the optimum dielectric thickness has been found, it will
lead to the optimum values of parasitic capacitance and leakage inductance. The
added benefit could potentially be an increase in power-density due to the choice
of optimum dielectric thickness. Since much research has been done to optimise the
performance of the planar transformer by merely looking at losses and ignoring ef-
fects of parasitics, this research approaches the problem from a different direction,
wherein the transformer’s performance is evaluated solely based on electromag-
netic interactions, and not losses due to imperfect materials.
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To summarise, it is proposed that the theoretical bandwidth of planar trans-
formers can be found by considering the intrinsic inductive and capacitive para-
sitics involved. From examining the effects of these parasitics on bandwidth, one
can establish a method to design planar transformers of higher (or optimum) band-
width compared to traditional transformers, by optimising the dielectric thickness,
given an application’s frequency and power requirements.
1.3 Research Question
"Given the inevitable presence of capacitive and inductive parasitics in planar trans-
formers, how are they related to the dielectric thickness, and how do they influence
the theoretical bandwidth of the structure?"
1.4 Research Objectives
The objectives of this research are:
• To define the theoretical bandwidth of the planar transformer as a function of
capacitive and inductive parasitics.
• To evaluate the influence of leakage inductance and parasitic capacitance on
the bandwidth of the planar transformer.
• To identify and evaluate the optimum thickness of the dielectric by analysing
the role of dielectric thickness on the bandwidth.
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1.5 Research Constraints
This research takes into account the ideal planar transformer, inclusive of inductive
and capacitive parasitics. Specifically, the following constraints are considered:
• The scope is restricted to analysis of two-winding planar transformers where
the primary and secondary layers are not interleaved.
• All losses are ignored. These losses include winding losses and core losses.
These losses are complicated in nature and have been examined in great de-
tail in literature [2, 8, 19, 27–33]. Inclusion of these effects would significantly
complicate the analysis and scope of this research and obscure the interac-
tions between the leakage inductance and the parasitic capacitance. In light
of this, it is decided to exclude such effects from analysis in this research.
• The conductors are assumed to be significantly thinner than the dielectric
layers by many orders of magnitude. This is justified as winding losses are
ignored.
• The load is considered to be purely resistive. This is to ensure that the fre-
quency response of the transformer is not band-limited by the nature of the
load.
• Parasitic capacitance coupling to the environment is ignored as the determi-
nation of these capacitances is complicated due to the unpredictable nature
of the environment in practice.
• Common-mode currents depend on the application and are not considered
in this research. This implies that the potentials on the secondary side of the
transformer are assumed to not rise to arbitrary values.
• A low-power 50W planar transformer suitable for consumer electronics is
considered to demonstrate proof of concept in this research.
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• Analysis will only consider a transformer operating in a conventional fashion.
Thus the analysis excludes flyback coupled inductors.
• The research is not looking into the saturation curve of the core/dielectric ma-
terial. The permeability and permittivity of the materials are thus assumed to
be frequency independent, to simplify the analysis. This ties into the assump-
tion that the materials are considered ideal. Material characteristics are thus
not explored in this research.
1.6 Research Approach
The following approach will be used in tackling the research goal:
• An accurate model of a planar transformer is required. The leakage induc-
tance, winding inductance and winding capacitance elements must be accu-
rately modelled analytically. These elements must then be used in an accurate
electric circuit model.
• The model of the planar transformer must be validated using an appropriate
simulation tool. Such a model cannot be validated in the lab using prototypes
due to various non-ideal characteristics such as non-linear losses present, as
well as due to the difficulty of measuring the strengths and patterns of the
electric and magnetic fields within the planar transformer structures.
• The theoretical bandwidth for the planar transformer must be defined math-
ematically as functions of the dielectric thickness. This is possible because the
circuit elements including the parasitics are analytically defined as functions
of dielectric thickness.
• The effect of the dielectric thickness on the theoretical bandwidth of the pla-
nar transformer can then be evaluated. Closed form expressions can then be
derived to aid in designing of planar transformers.
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1.7 Dissertation Outline
The remainder of this dissertation is outlined as follows:
• Chapter two focuses on developing an equivalent electrical circuit model,
derived from analysing the electric and magnetic fields of the planar trans-
former structure.
• Chapter three is dedicated to analysing the effects of dielectric thickness on
the bandwidth of the transformer, and thereby optimising it.
• Chapter four concludes the research and provides a summary of the research
presented, along with recommendations for future work in this field.
• Appendix A presents the relevant analytical expressions needed to describe
the geometrical lengths of the spirals and the dielectric. Appendix B presents
derivations of analytical expressions related to power, bandwidth and opti-
mum thickness. Appendix C presents information on the simulation models
and the software packages used in the research.
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Chapter 2
The Planar Transformer Model
2.1 Modelling Approach
In order to analyse the effects of the capacitive and inductive parasitics, it is impor-
tant to be able to describe them using models. More importantly, analytical models
of the parasitics are needed such that the results derived from the research are also
analytical. Accurate analytical results are preferred as it allows for quick calcu-
lations and helps to circumvent the time-consuming and computational resource-
intensive process of simulations. Furthermore, the analytical models must be rel-
atively simplistic but adequate enough to accurately capture the behaviour of the
parasitics.
The parasitics of the planar transformer appear to be distributed in nature. It is
therefore possible to use a distributed model of the transformer. However, such a
model would be complicated to analyse and generalise. A lumped circuit model is
thus preferred as it is relatively simple to derive closed form expressions from it.
There are two levels of modelling in this chapter– the model of the electrical
equivalent circuit of the planar transformer and the model of the circuit compo-
nents such as the parasitic components, winding inductance and the leakage in-
ductance; all of which are developed based on analysis of the electric and mag-
netic field distributions within the transformer structure. The circuit model must
be able to capture the frequency response of the planar transformer accurately and
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adequately, while retaining simplicity. It is essential to maintain simplicity due
to the number of variables involved in determining the frequency response; it is
important to be able to analyse the interplay between these variables in order to
determine their effects on the transformer’s bandwidth.
This research relies on theory and simulation due to the many idealistic assump-
tions and constraints made. The following simulation software is used to validate
the theoretical analysis and derivations presented in this chapter:
• FEKO [34] & FEMM [35]: FEKO software is used to solve for electric and
magnetic fields in 3D models of planar transformers. FEMM Software used
to solve for electric and magnetic fields in 2D structures.
• NgSpice [36]: Software used to simulate electrical circuit models.
More information regarding the simulation tools and simulation set-up, includ-
ing the use of permittivity/permeability values used in this research is given in
Appendix C.
In order to restrict the complexity of the model, the constraints and assump-
tions in section 1.5 in chapter one are taken into account. These constraints and
assumptions ensure that any results derived from the model are based only on
the inductive and capacitive parasitic elements of the model. The model thus re-
flects the ideal nature of the transformer, with the inclusion of parasitic capacitance
and leakage inductance that arise intrinsically due to the geometrical nature of the
transformer.
This chapter will act as a foundation for the main results of the research found in
chapter three. Various circuit models from literature will be shown and evaluated
for their merit. Next, the individual capacitive and inductive parasitic models will
be analysed, along with the model of the winding inductance. Finally, the circuit
model will be chosen based on simplicity and its ability to capture various aspects
of the frequency response, as will be shown later.
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2.1.1 Existing Electrical Circuit Models
It is preferable to model the planar transformer using an electrical circuit model
because the circuit can be inherently analysed analytically using mesh equations,
which would eventually lead to closed form expressions for whatever that may
need to be solved for.
Existing circuit models in literature commonly define the magnetizing induc-
tance Lm, as shown in fig. 2.1 [8, 13]. This is in contrast to directly specifying the
primary and secondary winding inductances as some authors prefer [37]. In the
case where the winding inductances are explicitly included in the circuit model,
the leakage flux can be reflected in the model in two ways:
• The magnetic coupling constant k between the two winding inductances can
be directly specified, as shown in fig. 2.2a.
• The winding inductances can be ideally coupled (k = 1), with the leakage
inductance element defined in the circuit model, as shown in fig. 2.2b. This
method is valid for tight coupling and preferred as the leakage inductance
can be analytically calculated based on geometry.
Lk
Lm
Ck
C1 C2
NP : NS
FIGURE 2.1: Transformer equivalent circuit model with magnetising
inductance element Lm [8, 13].
The disadvantage of using the magnetizing inductance model is that it hides
the self-resonances of individual windings with their self-capacitances, potentially
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L1 L2
Ck
C1 C2
k
(a) Non-ideal magnetic coupling defined
using the coupling coefficient k.
Lk
L1 L2
Ck
C1 C2
k = 1
(b) Non-ideal magnetic coupling defined
using leakage inductance and perfectly
coupled windings (k = 1).
FIGURE 2.2: Circuit models showing the two different magnetic
coupling definitions.
limiting the frequency response complexity. Furthermore, it is more intuitive to
define the primary and secondary winding inductances in the circuit model as this
is how they are physically constructed in a transformer. The placement of leakage
inductance within the circuit model is also debatable, as some authors [11, 13, 38]
place it in series with the exciting source as shown in fig. 2.3 and others [8, 39, 40]
place it in position within the LC resonant tank as shown in fig. 2.1 & fig. 2.2b. It
appears that both these configurations are valid; however the preferred configura-
tion should ultimately be the one that adequately describes the frequency response
of the transformer without increasing the complexity of the circuit mesh equations.
Lk
Lm
Ck
C1 C2
NP : NS
FIGURE 2.3: Circuit model with leakage inductance element Lk
placed in series with the excitation [11, 13, 38].
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There exists a capacitance coupling the primary winding to the secondary wind-
ing called the coupling capacitance Ck. The model also contains the self capac-
itances C1 & C2 that arise due to the sandwich nature of the conductor layers
in the windings. These capacitances are discussed and modelled in section 2.2.3
and section 2.2.5. It should be also noted that some authors [8, 25] prefer to lump
the coupling capacitance and the self-capacitance of the secondary winding into a
single equivalent capacitance by referring them to the primary side, as shown in
fig. 2.4. Although this simplifies the circuit model, it reduces the complexity of
the frequency response too much; it becomes difficult to analyse the direct effect of
individual capacitances on the overall frequency response.
Lk
LmCeqv
NP : NS
FIGURE 2.4: Circuit model with lumped equivalent capacitanceCeqv
[8, 25].
It is preferable to use the circuit model which shows both the primary and sec-
ondary winding inductances as this is intuitive. Furthermore it is also preferable to
use the model that defines magnetic coupling using the leakage inductance since
it can be readily calculated. The circuit model that is to be chosen should also be
based on whether the frequency response matches with the frequency response of
simulated 3D FEM models in FEKO. The chosen circuit model and comparisons of
the frequency responses of various models are shown later in section 2.3.
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2.2 Electrical Equivalent Circuit Model
2.2.1 Winding Inductance
The winding inductance is fairly simple to calculate. All expressions are based on
the geometry of the transformer core, illustrated in fig. 2.5. For simplicity, it is
assumed that all layers have the same number of turns per-layer, n. The per-layer
inductance Lp is given in eq. (2.1). When n = 1, the per-turn inductance Lt is found.
lc
bw
lm
lw
FIGURE 2.5: 3D view of the planar core.
Lp =
µ0µrn
2Ae
lm
(2.1)
Where:
n is the turns per layer,
Ae is the effective area of the magnetic flux path, given as the product of the
length of the core lc and the width of the middle core leg lw.
lm is the mean magnetic flux path length.
The equivalent inductance Leq is then simply derived from the circuit shown in
fig. 2.6 and is given in eq. (2.2), for NL number of layers. The magnetic coupling
constant k is taken as unity, as the leakage flux is accounted for in section 2.2.2.
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Lp1 Lp2 LpNL
FIGURE 2.6: Circuit of coupled inductors connected in series.
Leq =

µ0µrn2Ae(NL+2(NL2 ))
lm
if NL > 1
µ0µrn2Ae
lm
if NL = 1
(2.2)
2.2.2 Leakage Inductance
The leakage inductance of the planar transformer is conventionally calculated based
on the energy stored inside the dielectric volume and the conductor volume. How-
ever, it has been shown in [41] that the leakage magnetic energy within the conduc-
tors decreases with frequency due to skin effect and becomes negligible at high fre-
quency. The leakage energy within the conductor further becomes negligible when
an infinitesimally thin conductor is assumed. For simplicity sake, a frequency-
independent model of leakage inductance is used in the planar transformer model.
Magnetic leakage energy storage within the conductors is thus ignored.
The leakage inductance of planar transformers can be calculated based on the
energy storage of the H-field in the winding volume; the energy stored in the mag-
netic field in a given volume V is given by eq. (2.3). As the H-field only varies in the
vertical x direction as shown in fig. 2.8, the integral can be re-written as a function
of vertical displacement x.
The equivalent leakage inductanceLk can be found by equating the inductor en-
ergy to the magnetic field energy as given in eq. (2.4). The total leakage inductance
can be referred to the primary side by taking into account the current Ip passing
through the primary winding.
W =
1
2
µ0µr
∫
H2dV =
1
2
µ0µr lt bw
∫
H2(x)dx (2.3)
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Where:
lt is the mean length of the dielectric layer, calculated from eq. (A.2) in Ap-
pendix A.
bw is the width of the core-window or the width of a single-turn track on a
dielectric layer as shown in fig. A.1, in Appendix A.
lt
bw
FIGURE 2.7: Illustration of a single turn winding.
1
2
LkI
2
p =
µ0 lt bw
2
∫
H2(x)dx (2.4a)
Lk =
µ0 lt bw
I2P
∫
H2(x)dx (2.4b)
The H-field generated per layer can be given as eq. (2.5), where I can either
be the primary or secondary currents IP & IS respectively and n is the number
of turns per layer. For simplicity, the H-field function is only calculated for the
non-interleaved winding configuration. The cross-section H-field pattern for a 2:4
transformer is shown in fig. 2.8 (note that thickness of the conductors has been
neglected).
H =
nI
bw
(2.5)
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td
ts
nIp
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2nIp
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2nIp
bw
1
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H-Field
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(x
)
FIGURE 2.8: H-field pattern within the cross section of the core win-
dow of a 2:4 transformer.
The H-field integral in eq. (2.4) can be generalised for given dielectric thick-
nesses tp, ts & td and number of layers N1 & N2, as given in eq. (2.6a). The leak-
age inductance can thus be defined purely as a function of geometry, as given in
eq. (2.6b).
∫
H2(x) dx =
(
nIp
bw
)2 [
tp
N1−1∑
y=1
y2 + tdN
2
1 + ts
(
N1
N2
)2(N2−1∑
z=1
z2
)]
(2.6a)
Lk =
µ0 lt n
2
bw
[
tp
N1−1∑
y=1
y2 + tdN
2
1 + ts
(
N1
N2
)2(N2−1∑
z=1
z2
)]
(2.6b)
Where:
n is the turns per layer,
tp, ts are the thickness of the dielectric in the primary and secondary windings respec-
tively.
td is the thickness of the dielectric separating the primary and secondary layers.
N1 & N2 are the number of layers in the primary and secondary windings respec-
tively.
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A few single-turn, multi-layer planar transformers were simulated in FEKO and
the magnetic fields were analysed; they were all excited with a 1Vp sinusoidal signal
and had their secondary sides shorted; a voltage source was chosen for exciting
the structure, as it is expected that the currents within the structure will resolve
themselves appropriately. The dimensions of the dielectric layers and the core used
in simulations are presented in table C.1 in Appendix C; the dielectric thickness
values are arbitrarily chosen. The simulated cross-section H-field patterns for a 2:4,
2:6 & 2:8 planar transformer are shown in fig. 2.9a, fig. 2.9b & fig. 2.9c respectively.
The simulated H-field pattern for a 2:4 transformer with a relatively large winding
separation td is shown in fig. 2.9d with dimensions tabulated in (d) in table 2.1, the
choice being arbitrary for demonstration.
Inspection of fig. 2.9 shows that the flat peaks of the H-field patterns match the
ratio pattern shown in fig. 2.8. It may be noted that the H-field patterns obtained
from simulation do not show energy storage within the conductors as the conduc-
tors are specified in the simulation as being infinitesimally thin; this is to reduce
the computational resources required for simulation, and such a setup also agrees
with the assumption made earlier regarding the conductors being relatively much
thinner than the dielectric. Comparison between calculated and simulated values
for leakage inductances are given in table 2.1; the values of the simulated leakage
inductances are obtained from the H-field data plotted in fig. 2.9. It can be seen
from this table that the leakage inductance can be calculated reasonably accurately
using the expression presented in this section. The leakage inductance model can
be therefore considered valid.
It may be noted that the current magnitude for (a) in table 2.1 appears to be an
outlier. The reason for such a disparity can be attributed to a linear scaling issue,
since calculations and simulations are in agreement, thereby eliminating possibility
of simulation artefacts. However, further validation is necessary, but is in any case
thought to not significantly impact the core outcome of this research.
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Figure Turns Ratio tp (mm) td (mm) ts (mm) Ip (A) Lk (nH)
Simulated
Lk (nH)
Calculated
a 2:4 0.4 0.4 0.4 24.8 48.31 50.36
b 2:6 0.4 0.4 0.4 0.19 69.64 65.83
c 2:8 0.4 0.4 0.4 1.65 82.99 81.46
d 2:4 0.4 2.45 0.4 0.94 176.13 171.82
TABLE 2.1: Comparison of expected leakage inductance values
and values obtained from FEKO simulation. bw = 18.8mm, lt =
221.5mm, n = 1
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(a) H-field cross section of a 2:4 planar
transformer. tp = td = ts = 0.4mm.
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(b) H-field cross section of a 2:6 planar
transformer. tp = td = ts = 0.4mm.
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(c) H-field cross section of a 2:8 planar
transformer. tp = td = ts = 0.4mm
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(d) H-field cross section of a 2:4 planar
transformer. tp = ts = 0.4mm, td =2.45mm
.
FIGURE 2.9: Cross sectional plots of H fields of the planar trans-
former windings simulated in FEKO. bw = 18.8mm, lt = 221.5mm,
n = 1
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2.2.3 Self Capacitance
The self capacitance of the windings is the sum of the inter-layer capacitance which
arises due to the electric field between layers of the same winding, and the intra-
layer capacitance which arises due to electric field fringing effect between conduc-
tors within the same winding layer. The inter-layer capacitance is generally thought
to be larger than the intra-layer capacitance due to the larger effective surface area
of the winding conductors.
NL4
NL3
NL2
NL1
(a) An exploded view of a 4-layer winding
showing parallel conductors and the asso-
ciated modelled inter-layer capacitances in
blue.
(b) A top-down view of a 3-turn spiral
showing adjacent conductors separated by
dielectric and their associated modelled
intra-layer capacitances in blue.
FIGURE 2.10: Illustrations of inter-layer and intra-layer capaci-
tances.
Inter-layer Capacitance
The inter-layer capacitance can be calculated purely as a function of geometry by
taking into account the voltage distribution within a winding. When the winding
is excited, a voltage is dropped across the entire length of the winding. Due to
the presence of the core, most of the inductance is distributed only in segments of
the winding within the core. This results in a higher voltage gradient within the
region of the core. However, due to the fact that the voltage has to drop equally
over each of the winding layers (given that the layers have the same number of
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turns), it can be assumed that the voltage gradient is linear as the electric field
magnitude is the same in either case. This is thus equivalent to the case where
there is no core present; the capacitance is a physical quantity and is expected to be
the same, irrespective of the presence of the core. This results in a uniform electric
field between all layers in the same winding. A simplified circuit model illustrating
the equal voltage drops over each layer is shown in fig. 2.11.
L4
L3
L2
L1
Vapp
0
Vapp −
(
Vapp
NL
)
FIGURE 2.11: Circuit model showing the voltage drops over each
layer in a 4-layer winding.
Simulation of a 4-layer winding shown in fig. 2.12 results in a voltage distribu-
tion shown in fig. 2.13. These results support the previous discussion.
The electric field strength E found in the winding is given in eq. (2.7a), where
Vdiff is the voltage difference across the dielectric of thickness t. For a winding
with NL number of layers of equal turns, Vdiff is given in eq. (2.7b), where Vapp is
the voltage applied to the terminals of the winding.
E =
Vdiff
t
(2.7a)
Vdiff =
Vapp
NL
(2.7b)
The equivalent capacitance of the winding can be found by equating the energy
stored in the electric field within the winding to the energy stored in an equivalent
capacitance. The electrical field integral on the right-hand side of eq. (2.8a) can be
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NL4
NL3
NL2
NL1
FIGURE 2.12: 4-layer winding with one turn per layer.
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FIGURE 2.13: Voltage distribution along the length of four winding
layers.
re-written as given in eq. (2.8b). The equation given in eq. (2.8a) can be re-arranged
to give the expression for the equivalent capacitance as given in eq. (2.8c).
Structures with various number of layers have been simulated in FEKO with di-
mensions of the core and dielectric layers presented in Appendix C; the capacitance
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was calculated by extracting the magnitudes of electric fields present within the
structure and compared with the analytical calculations presented in this section.
It can be seen from table 2.2 that the capacitance calculated using the expression
presented in this section is in good agreement with the FEKO simulation results.
1
2
CeqV
2
app =
1
2
0r
∫
E2dV (2.8a)
∫
E2dV = t ltw
NL−1∑
x=1
E2x = t ltw(NL − 1)
(
Vapp
t NL
)2
(2.8b)
Cinter = 0r
ltw
t
(
NL − 1
N2L
)
(2.8c)
Where:
Vapp is the potential difference applied to the terminals of the winding in Volts,
Cinter is the equivalent inter-winding capacitance,
V is the volume enclosing the electric field.
NL is the number of layers present within a winding.
t is the thickness of the dielectric material.
w is the width of the conductor.
lt is the length of the conductor on a single-turn layer. It is equal to lts given
in Appendix A, when there is more than one turn in a layer.
It is found from eq. (2.8c) that the inter-layer capacitance is merely a function
of overlapping surface area and number of layers. It may be noted that for the
case where there is more than one turn per layer (n > 1), the surface area for the
capacitance changes. This change in surface area can be taken into account by sub-
stituting lt for lts (given in Appendix A), which is the total length of the spiral track.
Furthermore w will be equal to the width of the conductors of the spiral tracks.
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Layers r FEKO (pF) Calculated (pF)
2 5 113.20 115.30
4 5 87.67 86.45
6 100 1296 1280
8 100 1017 1008
TABLE 2.2: Comparison of simulated and calculated inter-layer ca-
pacitance values. t = 0.4mm, w = 18.8mm, lt = 221.5mm. Permit-
tivity values arbitrarily chosen for demonstration.
Intra-layer Capacitance
The intra-layer capacitance arises due to the fringing effects of the electric flux when
two conductors are placed adjacent to each other on a dielectric medium. Au-
thors in [42] have derived this capacitance expression for a dual-side layer using
the Schwarz-Christoffel conformal mapping technique. However a slightly modi-
fied expression is required for a single-side layer; this is derived by changing the
limits of integration. Series of conformal transformations are needed in order to
reach a canonical equivalent capacitance structure.
Firstly, the capacitance per-unit-length value is found for two adjacent con-
ductors on a dielectric illustrated in fig. 2.14; the thickness of the conductors is
irrelevant as the capacitance is purely based on the edge effect. Furthermore, it
is assumed that there is negligible electrical flux leakage outside of the dielectric
material. The flux intensity pattern along with the equipotential lines of the elec-
tric field can be seen in fig. 2.15. The variable z represents the coordinates of the
vertices of the conductors on the dielectric in the complex z-plane. The first trans-
formation from the z-plane to the ω-plane (not to be mistaken with the frequency
plane) is defined by eq. (2.9) [42]. The complex coordinates za and zb are defined
in eq. (2.10) & eq. (2.10b) respectively; the mapped coordinates in the ω-plane are
given in eq. (2.11a) & eq. (2.11b).
ω =
pi
2t
tanh
(piz
2t
)
(2.9)
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−zb −za zbza
d
t
w
0
FIGURE 2.14: Cross sectional view of two co-planar conductor strips
on a dielectric medium, with coordinates mapped in the complex z-
plane.
FIGURE 2.15: Simulated electric field intensity pattern of two co-
planar conductor strips on a dielectric medium, same plane as
fig. 2.14. Simulated using FEMM. The dielectric thickness is 1mm
and the separation distance of the conductors d is 0.5mm The rela-
tive permittivity is 5.
za =
d
2
+ it (2.10a)
zb = (
d
2
+ w) + it (2.10b)
ωa =
pi
2t
tanh
(
pi
(
d
2 + it
)
2t
)
=
pi
2t
coth
(
pid
4t
)
(2.11a)
ωb =
pi
2t
tanh
[
pi
(
d
2 + w + it
)
2t
]
=
pi
2t
coth
[
pi
2t
(
d
2
+ w
)]
(2.11b)
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Where:
t is the thickness of the dielectric.
d is the separation distance of two adjacent conductors.
w is the width of the conductors.
The transformed coordinates in the ω-plane are illustrated in fig. 2.16. The sec-
ond transformation maps the coordinates in the ω-plane to coordinates in the ζ-
plane. This transformation is given by eq. (2.12) [43]; the transformed coordinates
ζa & ζb are given in eq. (2.13a) & eq. (2.13b) [44][42]. The equivalent capacitance
is thus given in eq. (2.14); the total capacitance can thus be found by multiplying
Cs with the length of the strip ls. Strips with various dimensions have been simu-
lated in FEMM and their respective capacitance values have been compared with
calculated/expected values in table 2.3; it can be concluded that the mathematical
expressions used to calculate the capacitance of such structures are accurate when
compared to simulated results.
u
v
0 ωb ωa−ωa −ωb
FIGURE 2.16: Transformed coordinates of conductor vertices in the
ω-plane.
ζ =
∫ w
0
4∏
i=1
dζ
ζ − wi =
∫ w
0
dζ
(ζ2 − w2a)(ζ2 − w2b )
(2.12)
ζa = ± 1
ωa
K
(
ω2b
ω2a
)
+ j
1
ωa
dn−1
ωb
ωa
,
√
ω2a − ω2b
ωa
 (2.13a)
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ζb−ζb
ζa−ζa
FIGURE 2.17: Final transformed coordinates in the zeta-plane.
ζb = ± 1
ωa
K
(
ω2b
ω2a
)
(2.13b)
Csx = 0r
∣∣∣∣Im(ζa)2ζb
∣∣∣∣ lsx (2.14)
Where:
lsx is the length of the dielectric gap.
K( ) is a the complete elliptic integral of the first kind.
dn−1 The inverse Jacobi dn function.
d (mm) t (mm) r w (mm) Simulated
(pF)
Calculated
(pF)
0.25 0.5 5 1 33.00 32.86
0.25 1 5 1 41.11 41.68
0.5 0.25 5 2 15.49 15.26
0.5 0.25 100 2 309.84 307.19
TABLE 2.3: Comparison of simulated and calculated per-unit-length
intra-layer capacitance values.
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The effective intra-layer capacitance per-layer is found by considering the spiral
geometry of the conductor when there is more than one turn (n > 1). The capac-
itance Csx between a pair of spiral turns is calculated by taking into account the
mean length lsx of two pairs of adjacent turns. For the case when there is only one
turn, eq. (2.14) is used with lsx = w. The values of each capacitance between pairs
of spiral turns will be slightly different due to the spiral nature of the geometry.
Illustrations of a three-turn and one-turn spiral are shown in fig. 2.18a & fig. 2.18b
respectively.
n1 n2 n3
ls2
ls1
(a) Three turn layer (n = 3). ls1 & ls2 are
the lengths of the separation between each
turn as indicated.
ls
(b) Single turn layer (n = 1). ls is the length
of the separation as indicated.
FIGURE 2.18: Illustrations of a 3-turn and a 1-turn winding layer.
A method to calculate the total intra-layer capacitance Cs involves taking the
voltage distribution along the spiral winding into account. The voltage distribution
along the length of the spiral can be said to be linear. It can be argued that the
electrical field between the turns is constant due to the constant gradient of voltage
distribution on each turn. The capacitance is then calculated by finding the total
energy stored inside the spiral geometry.
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Firstly, an expression for the total length of the winding lts is derived in eq. (A.3e)
in Appendix A, which takes into account the number of turns, the width of the con-
ductor and the dielectric spacing between each turn. The gradient of the voltage
drop is then given as −Valts , where Va =
Vapp
NL
. Knowing the voltage gradient, the ex-
pression for the voltage drop across the spiral length can be derived as eq. (2.15a).
The voltage differences at the starting points of each turn can be calculated by find-
ing the cumulative lengths lx of each spiral turn, with lx(1) = 0, and are given
in eq. (2.15b). The voltage differences between consecutive adjacent pairs of turns
are given as eq. (2.15c). Lastly the mean lengths of the dielectric spacing between
the turns are derived in eq. (2.15d). The positions of the voltage points Vs(k) are
illustrated in fig. 2.19.
Vspiral = −Va
lts
x+ Va (2.15a)
Vs(k) = −Va
lts
lx(k) + Va (2.15b)
Vdiff (k) = Vs(k)− Vs(k + 1), {k ≤ n− 1} (2.15c)
ls(k) = 0.5(l(k) + l(k + 1)), {k ≤ n− 1} (2.15d)
The electrical field strengths between two consecutive pairs of turns are then
derived in eq. (2.16a), using the equivalent transformed displacement 2ζb. The total
energy can then be readily calculated using the equivalent transformed area 2ζaζb
as given in eq. (2.16b), from which the equivalent capacitance can be calculated as
given in eq. (2.16c). The capacitance value Cs does not change with respect to the
value of Va indicating that it is not a function of the applied voltage, as expected.
It is preferable to use this method to calculate the capacitance of the spiral as it
takes into account the nature of electrical energy distribution within the spiral.
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Vs(1)
Vs(2)
Vs(3)
0
ls2
ls1
FIGURE 2.19: Three turn layer (n = 3). ls1 & ls2 are the lengths of
the separation between each turn as indicated. The voltages of the
starting points of each turn are indicated in the figure.
Es(k) =
Vdiff (k)
2ζb
, {k ≤ n− 1} (2.16a)
Ws =
n−1∑
k=1
r0ζa2ζbls(k)E
2
x(k) (2.16b)
Cs =
2Ws
V 2a
(2.16c)
The total intra-layer capacitance is found by method of summing the electrical
energy in all layers. It may be noted that the capacitance/energy is doubled in all
the layers except the two outermost layers due to the presence of dielectric material
on both sides of the layers in the sandwich.
The total intra-layer energy can be described as given in eq. (2.17a). The total
intra-layer capacitance is given in eq. (2.17b); it should be noted that Cintra is not
in-fact a function of Vapp as the variable cancels out after a full substitution.
Wintra =

2Ws , if NL = 2
2Ws + 2(NL − 2)Ws , if NL > 2
(2.17a)
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Cintra =
2Wintra
V 2app
(2.17b)
Single layer spiral windings with various turns n, conductor widths w, dielec-
tric gap d and thickness t have been simulated in FEKO to compare simulated ca-
pacitance values to calculated values in table 2.4. It is found that the calculated
values for the total intra-layer capacitance are in good agreement with the simula-
tion results.
turns (n) d (mm) t (mm) r w (mm) Simulated
(pF)
Calculated
(pF)
1 0.5 1 1000 18.8 28.44 28.29
2 1 1 1000 8.90 301.23 268.50
3 0.25 1 1000 6.10 425.21 442.80
4 1 1 1000 3.95 201.40 208.60
TABLE 2.4: Comparison of simulated and calculated total intra-layer
capacitance values for a single layer.
It is now important to see how the intra-layer capacitance compares with the
inter-layer capacitance. For this, a pair of conductor strips are analysed. First, the
pair of strips are placed adjacent to each other over a dielectric and their total ca-
pacitance is found. Next, the strips are placed parallel to each other, with their
surfaces being perpendicular to each other. The two capacitances are then com-
pared in table 2.5. It is found from this comparison that the intra-layer capacitance
is relatively negligible, being approximately 2.7% of the inter-layer capacitance and
can thus be ignored in most cases as the inter-layer capacitance and coupling capac-
itance would dominate in any high frequency effects. The intra-layer capacitance
is therefore not taken into account for analysis presented here onwards.
Position d (mm) t (mm) r w (mm) length (m) Capacitance
(nF)
Adjacent 0.5 0.5 1000 10 1 4.72
Parallel – 0.5 1000 10 1 177.08
TABLE 2.5: Comparison of inter-layer and intra-layer capacitance.
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2.2.4 Validation of Self Capacitance and Winding Inductance Model
The proposed equivalent circuit model of the winding is shown in fig. 2.20. The
total equivalent self-capacitance of the winding is the sum of the inter-layer capac-
itance and the intra-layer capacitance, as given in eq. (2.18).
Leq
Cintra
Cinter
FIGURE 2.20: Equivalent circuit of a transformer winding.
Ceq = Cintra + Cinter (2.18)
Various structures were simulated in FEKO; the details of these structures are given
in fig. 2.21 and table C.1 in Appendix C. The equivalent capacitance and inductance
values of these structures are given in table 2.6 using analytic expressions shown in
previous sections. Using the values given in table 2.6, the equivalent resonant tank
models (shown in fig. 2.20) were simulated in NgSpice.
The structures were constructed such that the intra-layer capacitance or inter-
layer capacitance would resonate with the winding inductance in the presence of a
core. Resonances of various winding arrangements are compared with resonances
of their equivalent NgSpice circuits and plotted in fig. 2.21. The errors found are
minimal, and are thought to arise from inaccuracies of geometry dimensions, in-
sufficient meshing of FEKO models (see Appendix C for details).
Inspection of the plots in fig. 2.21 shows that the LC resonant tank model shown
in fig. 2.20 is a good model for the planar winding. The errors are calculated by
comparing the resonance frequencies of the FEKO model and the NgSpice model.
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L-C Circuit L (µH) C (pF)
a 32.6 120.0
b 522.4 50.5
c 32.6 295.0
d 130.6 230.0
TABLE 2.6: Table showing values of self capacitance and induc-
tances of equivalent circuit.
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(b) µr = 1000, r = 5, 8-layer with single
turns. Error= 5.6%
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(c) µr = 1000, r = 1000, 1-layer with 2-
turns, d = 0.5mm. Error= 6.5%
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(d) µr = 1000, r = 1000, 1-layer with 4-
turns, d = 1mm. Error= 3.41%
FEKO NgSpice
FIGURE 2.21: Comparison of simulated winding impedance with
modelled impedance in the frequency domain of various windings.
Dielectric layer and Core dimensions used in simulation presented
in Appendix C.
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FIGURE 2.22: Circuit model showing the equivalent voltage drops
over each layer of a 2:4 transformer. The energy stored in the cou-
pling capacitance Ck is based on the electric field located between
layers S4 & P1.
2.2.5 Coupling Capacitance
The coupling capacitance Ck (inter-winding capacitance) between the primary and
secondary winding can be found by analysing the voltage distribution along the
layers of each respective winding that lie on opposing sides of the dielectric that
separates them; these would be layers S4 and P1 in fig. 2.22. The potentials along
layers P1 and S4 are given as a function of turn length x in eq. (2.19) & eq. (2.19b)
respectively. It is assumed that each turn length is lt long. The voltage difference
found along the length of the separating dielectric is given in eq. (2.19c); the asso-
ciated electric field is given in eq. (2.20). The coupling capacitance Ck is given in
eq. (2.21).
Vb(x) = − VP
N1lt
x+ VP = VP
(
1− 1
N1lt
x
)
(2.19a)
Va(x) = −VP
N2
N1
N2lt
x+ VP
N2
N1
N2
=
VP
N1
(1− x
lt
) (2.19b)
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Vd = |Va(x)− Vb(x)| =
∣∣∣∣VP (N1 − 1N1
)∣∣∣∣ (2.19c)
E(x) =
Vd
t
(2.20)
Ck =
0r
∫
E2(x) dV
V 2d
= 0r
lt w
t
(2.21)
Where:
Va is the potential distribution of the layer in the secondary winding at the
interface of the dielectric that separates the primary and secondary windings.
Vb is the potential distribution of the layer in the primary winding at the inter-
face of the dielectric that separates the primary and secondary windings.
Vd is the potential difference across the dielectric that separates the primary
and secondary winding.
It may be noted that although the capacitance was calculated by grounding the
primary and secondary windings, the capacitance calculation should still hold true
if they did not share the same ground as the voltage difference along the length of
layers S4 and P1 would have cancelled out when substituted into eq. (2.21).
It is found from eq. (2.21) that the coupling capacitance is merely a parallel-plate
capacitance based on the overlapping surface area of the primary and secondary
windings. When the winding layers have more than one turn per layer (n > 1),
the equation for the coupling capacitance can be adapted by changing the effective
surface area of the capacitance. This is done by substituting lt with lts , which is the
total length of the spiral. It may be noted that the expression given in eq. (2.21) only
holds true when all layers in the transformer have the same number of turns.
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2.3 Transformer Circuit Model Validation
Lk
L1 L2
Ck
C1 C2
k = 1
(a) Adapted from [11, 13, 38]
Lk
L1 L2
Ck
C1 C2
k = 1
(b) Adapted from [8, 39, 40]
Lk
L1 L2
Ck
C1 C2
k = 1
(c)
FIGURE 2.23: Candidate equivalent circuit models for planar trans-
formers.
Two candidate equivalent circuit models have been chosen from literature along
with one proposed model fig. 2.23c; these models are shown in fig. 2.23 and have
been modified to present direct coupling between the primary and secondary wind-
ing inductance. The proposed model is presented in this research as such a model
has not been found or analysed in literature. These models were chosen because
they allow the leakage inductance to be specified. However, the placement of the
leakage inductance within the circuit model needs to be verified using simulation.
The frequency response of the models are compared to simulation results of the
FEKO models to find which model is most suitable to work with (explained later
in summary, context given in section 2.1.1).
Transformer models are constructed in FEKO, and are simulated to extract the
primary source and secondary load currents in the frequency domain, from which
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the source and load power can be calculated. The source and load power values
are then plotted as functions of frequency. The reason the load and source power
are plotted is because a plot of the impedance of the transformer referred to the
primary side does not reveal information about the currents and voltages present
in the secondary side of the transformer. Resonance-like behaviour is expected to
be seen in the power plots; these resonance-like regions indicate where the trans-
former’s secondary side voltage no longer follows the transformer’s voltage ratio.
The bandwidth is thus defined as the frequency range beyond which the trans-
former no longer acts as a transformer, in terms of the voltage and currents no
longer following the transformer ratio. The bandwidth is described more in detail
in chapter three.
The circuit models were simulated using NgSpice. The ground of the secondary
side was connected to the ground of the primary side so as to overcome the ma-
trix singularity error in spice. The 3D models of the transformer were simulated
in FEKO using the MoM solver based on the Surface Equivalence Principle (SEP).
Ideal (lossless and frequency independent) dielectric and ferrite materials with var-
ious permittivity and permeability constants respectively were used; r1 is the per-
mittivity of the dielectric within the primary and secondary windings, whereas r2
is the relative permittivity of the dielectric separating the primary and secondary
windings. Here also, the ground of the primary side is connected to the ground
of the secondary side in order to resolve the voltage distributions within the trans-
former correctly; this is shown in fig. C.1 in Appendix C.
A 2:4 turn transformer and a 4:8 turn transformer has been simulated in FEKO
with the specifications provided in table 2.7; the values of the circuit elements were
calculated using the analytical expressions derived in this chapter and are provided
in table 2.8. The results from these simulations are in shown in fig. 2.24, fig. 2.25
and fig. 2.26. The frequency response of the candidate equivalent circuits are given
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in the same plots for comparison. It may be noted that the simulations were con-
ducted only in the frequency range where the resonance-like ’knee-points’ are ex-
pected to occur, to save on simulation resources. For simplicity of FEKO model
construction, windings with single turns are used in the simulation. Windings with
multiple-turns per layer would only change the values of the capacitances and in-
ductances in the circuit model as discussed in previous sections. An arbitrary 50
ohm load was used for all simulations for purpose of demonstration. The dimen-
sions of the core and the dielectric layers used in simulations are given in Appendix
C.
It is to be noted that due to the inherent distributed nature of the capacitance
and inductance elements within the transformer structure, one cannot perfectly
capture the exact frequency response using a lumped model. It is also important
to note that the simulation results may not be completely accurate due to the lack
of computational resources to allow finer meshing. As it will become clear in the
following chapter, the lumped model should be able to capture the position of the
‘knee-point’ frequency with sufficient accuracy; this is the point where the first
resonance-like behaviour is observed.
Inspection of fig. 2.24 shows that the FEKO model matches the NgSpice model
(a) fairly well. However, close inspection reveals that there is a slight mismatch of
the source and load power plots. Inspection of fig. 2.25 shows that circuit model
(b) presents higher order effects in the source and load power plots. These features
would manifest as higher order terms in circuit mesh equations, making this model
undesirable for derivation of analytical expressions. Finally, inspection of fig. 2.26
shows that the source and load power plots of the NgSpice model match the power
plots of the FEKO simulation model fairly well, except for fig. 2.26a. However it is
thought that this minor mismatch may be caused by inadequate meshing, seeing
that such a mismatch does not occur for the other three NgSpice simulations of
the same model. It may be further noted that the source power plots of the circuit
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Turns Ratio t (mm) r1/r2 µr lt (mm) w (mm)
2:4 0.4 5/1 1000 220 18.8
2:4 0.4 500/500 500 220 18.8
4:8 0.4 5/5 1000 220 18.8
4:8 0.4 500/1 500 220 18.8
TABLE 2.7: Specifications of transformers simulated in FEKO.
Turns
Ratio
r1/r2 µr C1 (pF) C2 (pF) Ck (pF) L1 (µH) L2(µH) Lk (nH)
2:4 5/1 1000 115.27 86.45 92.21 35.10 140.40 50.36
2:4 500/500 500 11.527× 103 8.645× 103 46.110× 103 17.55 70.20 50.36
4:8 5/5 1000 86.45 50.43 461.10 140.40 561.63 385.12
4:8 500/1 500 8.645× 103 5.043× 103 92.21 70.20 280.81 385.12
TABLE 2.8: Values of elements in the circuit models of the planar
transformer.
model (c) in fig. 2.26 presents higher order effects. However, these higher order
features are acceptable, seeing that these features do not appear in the load power
plot. This would mean that the analytical expressions derived from this circuit
model would be manageable yet accurate. For details regarding the simulation
meshing, refer to Appendix C.
Based on the observations made previously, the circuit model shown in fig. 2.23c
appears to be the best model suitable for derivation of analytical expressions.
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(a) µr = 1000, r1 = 5, r2 = 1, ratio = 2:4
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(b) µr = 500, r = 500, ratio = 2:4
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(c) µr = 1000, r = 5, ratio = 4:8
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(d) µr = 500, r1 = 500, r2 = 1, ratio = 4:8
Pin (NgSpice) Pout (NgSpice) Pin (FEKO) Pout (FEKO)
FIGURE 2.24: Comparison of power response in the frequency do-
main of model (a) against FEKO results. FEKO results are plotted
with markers.
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(a) µr = 1000, r1 = 5, r2 = 1, ratio = 2:4
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(b) µr = 500, r = 500, ratio = 2:4
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(c) µr = 1000, r = 5, ratio = 4:8
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(d) µr = 500, r1 = 500, r2 = 1, ratio = 4:8
Pin (NgSpice) Pout (NgSpice) Pin (FEKO) Pout (FEKO)
FIGURE 2.25: Comparison of power response in the frequency do-
main of model (b) against FEKO results. FEKO results are plotted
with markers.
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(a) µr = 1000, r1 = 5, r2 = 1, ratio = 2:4
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(b) µr = 500, r = 500, ratio = 2:4
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(c) µr = 1000, r = 5, ratio = 4:8
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(d) µr = 500, r1 = 500, r2 = 1, ratio = 4:8
Pin (NgSpice) Pout (NgSpice) Pin (FEKO) Pout (FEKO)
FIGURE 2.26: Comparison of power response in the frequency do-
main of model (c) against FEKO results. FEKO results are plotted
with markers.
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2.4 Summary
The inter-layer, intra-layer and coupling capacitance, and the leakage inductance
have all been described as expressions based on the thickness of the dielectric.
Based on this, it is understood that there is energy circulating within the dielectric
space due to the inductive and capacitance parasitics, which leads to resonance-
like behaviour that limits the transformer’s bandwidth. The bandwidth in this case
is defined as the frequency range beyond which the transformer output no longer
follows the transformer ratio. These inductive and capacitive parasitics have been
modelled using physical dimensions as parameters. The nature of the effect of the
parasitics on the bandwidth is described in the following chapter.
Furthermore it has been shown that the capacitance that arises out of the spiral
nature of the windings is negligible compared to the inter-layer capacitance, and
can be ignored in most cases. Even though this result might seem obvious, it was
necessary to prove it mathematically. It can be argued that even in the case where
there is only a single layer and a single turn on the secondary side, the intra-layer
capacitance will be relatively much smaller than the coupling capacitance Ck, due
to the overlapping surface area between primary and secondary winding, and can
thus be ignored. This is further explained in section 3.6.2 in Chapter three. How-
ever, the analytical geometrical approximation of the spiral derived in this chapter
could prove useful in future studies.
Finally, a suitable equivalent electrical circuit model of a transformer has been
chosen. The parameters that have been taken into account that lead to this decision
are:
• The model is generally in good agreement with simulation.
• The mesh equations in the model are not expected to be relatively unwieldy,
and also not lack too much in complexity, which otherwise could lead to loss
of potential information about the knee-point frequency.
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Chapter 3
Transformer Design for Optimized
Bandwidth
It has been established in chapter two that there is energy circulation/storage in the
winding volume of the transformer. This energy is circulated through the leakage
inductance and parasitic capacitance, which are both functions of dielectric thick-
ness. It is therefore meaningless to find the absolute limits for the parasitic capac-
itances and the leakage inductance individually, as certain values for capacitance
and leakage inductance cannot co-exist given a unique set of physical dimensions.
A better approach would be to find the effect of the dielectric thickness, which is
common to both parasitics, and evaluate its effect on the frequency response of the
transformer.
This chapter presents a method of designing transformers by taking into ac-
count the effect of parasitics on the bandwidth of the transformer. In the process,
the effect of dielectric thickness on the bandwidth is analysed. Emphasis is placed
on deriving analytical expressions that describe the influence of dielectric thickness
on the bandwidth such that a closed form solution for the limits of the dielectric
thickness can be found. All expressions derived in this chapter will thus originate
from the circuit model chosen in the previous chapter (presented again in the fol-
lowing section).
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3.1 Equivalent Circuit Mesh Equations
It was found in the previous chapter that the transformer exhibited resonant-like
behaviour when the input and output power waveforms were plotted against fre-
quency. This behaviour can be analysed by studying the voltages and currents
within the transformer. In light of this, a good metric for observing resonant-like
behaviour is power since information of both current and voltage are enclosed
within it.
The input and output power expressions of the transformer circuit can be found
by setting up mesh equations using the mesh current loops shown in fig. 3.1. The
mesh equations are given in eq. (3.1). Note that the coupling capacitor Ck has been
split into two halves, to maintain the symmetry of the circuit in order to complete
the loop for mesh current I3.
Lk
V1
L1
VS
IS
Ck
2
Ck
2
L2
V2
RL
IL
C1 C2
I1 I2
I3
I4 I5
FIGURE 3.1: Transformer equivalent circuit model showing mesh
current loops. Ck has been split in half based on geometry.
M = k
√
L1L2, k = 1 (3.1a)
V1 = jωM(I3 − I4) (3.1b)
V2 = jωM(I2 − I3) (3.1c)
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VS =
I1 − I2
jωC1
(3.1d)
0 =
I2 − I1
jωC1
+ I2Lk + V1 + (I2 − I1)L2 (3.1e)
0 = (I3 − I2)L1 + (I3 − I4)L2 + 2 I3
0.5jωCk
− V1 + V2 (3.1f)
0 = (I4 − I3)L2 − V2 + (I4 − I5)
jωC2
(3.1g)
0 =
(I5 − I4)
jωC2
+ I5RL (3.1h)
The source current I1 and load current I5 can be solved from these mesh equa-
tions and denoted as IS and IL respectively in fig. 3.1. The power expressions can
then be given as eq. (3.2); the solutions of which are described in Appendix A. The
impedance of the transformer as referred by the source is given in eq. (3.2c). It may
be noted that the load power is given in units of VA even though it is dissipated by
a purely real impedance, for sake of convention.
|PL(ω)| = |I2L(ω)|RL [V A] (3.2a)
|PS(ω)| = |IS(ω)||VS | [V A] (3.2b)
XT (ω) =
Vs
|Is(ω)| (3.2c)
3.2 The Bandwidth
The source and load power waveforms PS & PL are plotted in fig. 3.2a & fig. 3.2b
with arbitrary values of Lk, C1, Ck, C2, L1, L2 & RL in order to visualise the fre-
quency response of the transformer; the knee points of the load power are also
indicated in the plots.
The bandwidth (knee-point) is defined as the frequency beyond which the load
power PL either starts resonating or ‘rolling’ off. This indicates the point beyond
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(a) Plot showing a rounded knee-point of
the load power PL.
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(b) Plot showing a sharp knee-point of the
load power PL.
PS PL
FIGURE 3.2: Plots of source and load power plotting against fre-
quency. Note that the converging PL and PS merely indicates unity
power-factor and not unity efficiency.
which the currents and voltages of the secondary side are not following the trans-
former turns ratio. This is an important metric to gauge whether a transformer
is operating ideally (concept of ideal transformer is derived from assumptions and
constraints described in chapter one), as the turns ratio is a fundamental attribute of
a transformer. The bandwidth phenomenon can be observed to occur in both FEKO
simulation and NgSpice simulation (in previous chapter). Emphasis is placed on
analysing the load power as the change in turns ratio is observed at the knee-point
of load power plot. The source power also exhibits resonance-like behaviour at the
same frequency point, however it exhibits other resonances as well, and solving for
these resonances might be mathematically unwieldy.
The power waveform at the knee-point frequency shows resonance-like char-
acteristics with the q-factor either being high or low; the location of the knee-point
can be difficult to find when the q-factor is low. However, the exact frequency can
be found by analysing the poles and zeros of the load power expression given in
eq. (B.1b) in Appendix B. The expression given in eq. (B.1b) under the square ex-
ponent is a fourth order polynomial. It is possible to solve this polynomial for its
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roots using the method of suppression, however the result is expected to be un-
wieldy. The exact roots can be found numerically but this defeats the objective of
finding an analytical solution. An approximation for the denominator of the load
power expression is thus presented in eq. (3.3). The resultant approximated load
power function is plotted against the original function in fig. B.1 in Appendix B for
various parameter values; inspection of these plots shows that the approximation
matches the original function well. With this approximation, it is now possible to
derive closed form analytical expressions from the load power expression.
∣∣P ′Ldenom(ω)∣∣ = ∣∣∣− ((CkLk(L1 − 2M)− (4C2 + Ck)M2 + (4C2 + Ck))(L1 + Lk)ω2
+ 4j(L1L2 + L2Lk −M2)ω + 4RL(L1 + Lk)
)2∣∣∣ (3.3)
3.3 Optimum Dielectric Thickness
To find the relationship between bandwidth and dielectric thickness, the load power
function must be re-written as a function of dielectric thickness t.
Expressions for the inter-layer capacitance, coupling capacitances and leakage
inductance are given in eq. (3.4a), eq. (3.4b) & eq. (3.4c) respectively as functions of
thickness t with parasitic coefficients denoted with subscript ‘c’. These expressions
are derived based on the assumption that all layers of the primary and secondary
windings are identical (equal turns, dielectric thickness and dielectric spacing be-
tween turns). A further assumption is made that every layer has a single turn for
simplification (the track width w can always be later expressed as a fraction of the
core window width bw, in this case w = bw). Another assumption is that the intra-
layer capacitance is ignored. The reasoning for these assumptions are discussed
later in section 3.6.5, to maintain focus on the derivations.
Cinter = 0r
ltbw
t
(
NL − 1
N2L
)
=
1
t
(Cic) (3.4a)
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Ck = 0r
lt bw
t
=
1
t
(Ckc) (3.4b)
Lk =
µ0 lt n
2
bw
tNLP−1∑
y=1
y2 + t N2LP + t
(
NLP
NLS
)2(NLS−1∑
z=1
z2
) = t(Lkc) (3.4c)
Inspection of these expressions show the opposing nature of the capacitive and
inductive parasitics to changes in dielectric thickness t. It is therefore especially
important to understand how the dielectric thickness affects the parasitics, which
in turn affects the bandwidth. To analyse this, the parasitics C1, C2, Ck & Lk in
eq. (3.3) are re-written as a function of the dielectric thickness t in eq. (3.5); the
coefficients of this polynomial are defined in eq. (B.4b) in Appendix B.
∣∣P ′Ldenom(t, ω)∣∣ = ∣∣∣(aω2 + bω + c)2∣∣∣ (3.5)
The exact bandwidth at which the load power starts exhibiting resonant-like be-
haviour can be found as the frequency roots of eq. (3.5), and are given in eq. (B.4b)
as functions of t. These roots are plotted for various primary winding inductance
values in fig. 3.3; here ar represents turns ratio (not to be confused with the coeffi-
cients presented in eq. (3.6b) or Appendix B). Inspection of these plots reveals that
the bandwidth is the highest at a certain value of t, as indicated on the plots; solv-
ing for this point will result in finding the optimum thickness topt and by extension
the optimized bandwidth fmax. There are some cases such as fig. 3.3d where the
bandwidth stays constant when the thickness value is less than topt; in such cases,
topt actually becomes the maximum thickness value tmax. This will be explored in
further detail later in the section.
The value of topt is found by evaluating the auxiliary function given in eq. (B.6a),
which can then be simplified to eq. (B.6c); this function can be solved for t to give
topt. The solution of topt & fmax, is given in eq. (3.6a) & eq. (3.6b) respectively;
coefficients are defined in eq. (B.6b) and eq. (B.4b) respectively in Appendix B.
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FIGURE 3.3: Plots showing effect of dielectric thickness on the band-
width of the transformer’s load power. Plots with various winding
inductances are shown. The variable ar represents the turns ratio of
the transformer.
topt =
∣∣∣∣∣−bx −
√
b2x − 4axcx
2ax
∣∣∣∣∣ (3.6a)
fmax =
∣∣∣∣∣−b±
√
b2 − 4ac
2a
∣∣∣∣∣
t=topt
(3.6b)
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Inspection of coefficients in eq. (B.6b) shows that topt is a function of the turns
ratio a, winding inductanceL1 and loadRL; typically a andRL are given as require-
ments, leaving the designer to choose L1. Plots showing the influence of winding
inductance L1 values on the optimum thickness and optimum frequency range are
shown in fig. 3.4.
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FIGURE 3.4: Plots showing the influence of winding inductance on
various optimum values with arbitrary parameters. The shaded re-
gion represents values that are not feasible.
Inspection of fig. 3.4 shows that fmax, topt do not change much beyond the knee-
points on the plots. The winding inductance value Lknee of knee-point can either
be found as the roots of the fmax function or the topt function as they co-exist as
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a single coordinate; the topt function is chosen for convenience. Lknee is found by
considering the expression given in eq. (B.7a) in Appendix B; the expression can be
rewritten as a function of L1 and solved, giving eq. (3.7).
Lknee =
∣∣∣∣∣RL
√
Lkc(−4C2ca2r − Ckc(a2r − 2ar + 1))
2a2r
∣∣∣∣∣ (3.7)
t′opt ≤ tmax ≤ lim
L1→∞
topt ≤
∣∣∣∣∣RL
√
(4C2c + Ckc)a
2
r − 2Ckcar + Ckc√
Lkca
2
r
∣∣∣∣∣ (3.8a)
f ′max = lim
L1→∞
fmax =
∣∣∣∣∣∣
2jLkca
2
rt
′
opt + 2
√
(Lkca
4
rt
′2
opt + ((4C2c + Ckc)a
2
r − Ckc(2ar − 1))R2L)Lkc
((4C2c + Ckc)Lkca
2
r − 2CkcLkcar + CkcLkc)RL
∣∣∣∣∣∣
(3.8b)
The winding inductance Lknee has been established; this is the winding induc-
tance value that results in the knee-point of the plots in fig. 3.4. It is found that the
region left of the boundary drawn on the plot is not physically realisable. The rea-
son for this is that the winding inductance values inside of the shaded boundary
at (L1 ≤ 3 × Lknee) gives rise to optimum thickness values that result in leakage
inductance values that are higher than the winding inductance; although this is
possible on a circuit model from which the expressions are derived, it is impossi-
ble in a real transformer. The minimum feasable primary winding inductance for a
given transformer configuration is thus found as Lmin = 3Lknee.
Furthermore it is found that both topt and fmax approach their respective asymp-
totes as the winding inductance increases past Lknee. These asymptote values can
be found as given in eq. (3.8a) & eq. (3.8b). These asymptote values are useful
as the optimum thickness and bandwidth values can be readily calculated using
closed form expressions if the winding inductance is much greater than Lknee (at
least 10 times greater). This is usually the case as inclusion of a core will drastically
increase the winding inductance.
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It is further found that when the winding inductance L1 is much greater than
Lknee, the optimum thickness effectively becomes the maximum thickness tmax.
It is found that in these cases, choosing a thickness less than topt has a negligible
impact on the bandwidth.
Plots showing influence of dielectric thickness on bandwidth for various values
of winding inductance L1 are shown in fig. 3.5; the winding inductances have been
chosen in such a way that it is possible to see what happens when the winding
inductance value is smaller or larger than Lknee. It can be seen from these plots that
as the winding inductance becomes much greater than Lknee, the bandwidth no
longer becomes a function of thickness below the threshold topt ; topt thus effectively
becoming tmax.
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FIGURE 3.5: Plots showing effect of dielectric thickness on the band-
width of the transformer for various values of L1 (smaller and larger
than Lknee). Arbitrary parasitic coefficients used.
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3.4 Planar Transformer Design
3.4.1 Dielectric Layer & Core Design
This section uses time-domain analysis to find the minimum core area required to
prevent flux saturation in the transformer core. Assuming that a square wave is ap-
plied with a frequency f of duty cycle D, the time ton that the applied voltage Vp is
at peak value is given as eq. (3.9); the reader may note that the transfer function of
the transformer is applicable to the harmonics of this square wave. The expression
for peak flux φp is given in eq. (3.10a). According to Faraday’s Law, the expres-
sion for φp is also given as eq. (3.10b)(where dt is delta time). From eq. (3.10a)
& eq. (3.10b), the minimum cross sectional area Aφ for the magnetic flux to pass
through the core to avoid saturation is given as eq. (3.10c). It should be noted that
D is practically always 0.5 to prevent saturation of the core, due to drifting mag-
netic flux.
ton =
D
f
(3.9)
|φp| = BpeakAφ (3.10a)
|φp| =
∣∣∣∣∫ Vpdt−2N
∣∣∣∣ = Vpton2N = BpeakAφ (3.10b)
Aφ ≥ VpD
2fNBpeak
(3.10c)
The dielectric layer must then accommodate for this area by selection of either
lc or lw (illustrated in fig. A.1 in Appendix A) such that the product is equal to A as
given by eq. (3.10c); lc or lw must be less than
√
Aφ to maintain planar form. The
width of the core window bw can then be chosen, after which the dimensions of the
dielectric layer Dl & Dw can be calculated as given in eq. (A.1a) & eq. (A.1b).
The total inductance is given as eq. (3.11a) from chapter two; lm is given as
eq. (3.11b), where t′ is given in eq. (3.11c). The effective area Aφ of the core will
then be equal to or greater than the minimum area requirement calculated from
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eq. (3.10c) to prevent core saturation.
Leq =

µ0µrn2Aφ(NL+2(NL2 ))
lm
if NL > 1
µ0µrn2Aφ
lm
if NL = 1
(3.11a)
lm = 2(t
′ + bw + 2lw) (3.11b)
t′ = topt(N1 +N2 − 1) (3.11c)
It is understood that at this stage, the core volume has been optimised such as
to present the smallest volume possible without allowing the core to saturate; the
core volume is also optimised to an extent as a result of the volume optimisation of
the winding structure due to the choice of optimum thickness topt.
3.4.2 Design Procedure
Since the turns ratio and load resistance are pre-defined as requirements, the goal
is to choose n, N1, & bw such that the design process results in favourable dielectric
thickness topt and optimum operating frequency range fmax values. However, topt
does not guarantee a planar form. For this condition to be met, the requirement
given in eq. (3.12) must be satisfied. This can be done by increasing the turns-per-
layer n of each winding.
bw
topt(N1 +N2 − 1) ≥ 1 (3.12)
The value of the minimum effective area for the core is first calculated in the
design process; the dielectric geometry is then defined based on this. Next, topt is
calculated after which fmax can be calculated. It is important to realize that as the
calculated L1 is generally going to be much greater than Lmin, the asymptotes f ′max
and t′opt can be used instead of fmax and topt.
The process flow-chart shown in fig. 3.6 describes the design process of an op-
timized planar transformer.
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FIGURE 3.6: Design process of an planar transformer with opti-
mized bandwidth and dielectric thickness.
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3.5 Design Example
A 4:1 low power, high frequency transformer is designed as an example using the
design procedure shown in this chapter. The specifications of the transformer are
given in table 3.1.
TABLE 3.1: Requirements of transformer design
Parameter Value
Frequency 1MHz
Power 50W
Turns Ratio 4:1
Vin 100V
Vout 25V
Bpeak 0.2T
The specifications have led to the optimised transformer design with param-
eters specified in table 3.2 (the blanks represent values that are unchanged). The
power transfer characteristics in the frequency domain for the optimised trans-
former are presented in fig. 3.7a. The effect of dielectric thickness on the frequency
range is presented in fig. 3.7b for the designed winding inductance value.
TABLE 3.2: Transformer Design Parameters. µr = 1000, r = 5
Parameter Value (optimised) Value (non-optimised)
Lknee 2.71µH –
Ldesigned(L1) 51.5µH 44.4µH
RL 12Ω –
t 0.156mm 0.4mm
Bandwidth 286MHz 59MHz
bw 1mm –
lw 2.23mm –
lc 14mm –
lm 12.2mm 14.14mm
Lk 214nH 549nH
C1 2pF 0.75pF
Ck 10.3pF 4pF
C2 0 –
Power Density 177MW m−3 122MW m−3
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(a) Plot showing the optimised power transfer characteristics of
source and load power in the frequency domain. The trans-
former is using an optimised dielectric thickness of 0.156mm.
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FIGURE 3.7: Plots showing characteristics of designed transformer.
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3.6 Discussion
3.6.1 Discussion on Design Example
It can be seen in the design example from fig. 3.7b & table 3.2 that the bandwidth
is optimised when an optimum dielectric thickness of 0.156mm is used. A 384%
improvement in bandwidth is found compared to when a standard thickness of
0.4mm is used; a power density improvement of 45% is also found.
Inspection of the frequency characteristics of the structure shown in fig. 3.7a
shows that operation of the transformer far below the frequency of 1 MHz requires
a significant amount of power to deliver the same load power due to poor power-
factor. The practical operational bandwidth of the transformer thus starts at 1MHz
and ends at 285MHz. The lower end of the bandwidth is loosely based on the
choice of switching frequency chosen in the initial design process. The improve-
ment of bandwidth would allow for more harmonics of the switching waveform to
be passed through the transformer undistorted.
The improvement in power density appears to be relatively high, given that it
is 45% and that this significant improvement is arising from merely optimising the
dielectric thickness. However, it is known that the dielectric thickness parameter
also affects the core volume, together with the winding volume. Given that the
dielectric thickness has been changed (optimised) by 61% and that the winding
volume makes up about 26.41% of the total volume, in perspective the percentage
change in total volume of the transformer appears to be reasonable. However, it
may be noted that the power density may not always be improved, as there may be
cases where the optimum dielectric thickness is larger than the original choice of
dielectric thickness. The track width bw may then be adjusted as required such that
the optimum dielectric thickness is lower, as indicated on the design flow chart in
fig. 3.6.
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The optimised dielectric thickness presents the optimum values for the capac-
itive and inductive parasitics present in the transformer. Furthermore, the power
density of the transformer can also be improved as a benefit of optimising the di-
electric thickness. It is also found from fig. 3.7b that using a dielectric thickness less
than topt will have negligible impact on the bandwidth. Therefore topt can be said
to be the maximum allowable dielectric thickness tmax. This implies that the planar
transformer’s windings can be constructed as dense as possible with no effect on
the bandwidth of the transformer.
A 60W planar transformer was designed in [24], with a dielectric thickness of
0.4mm. It may be noted that a direct comparison with the transformer design in
[24] could not be made, as the exact details of the transformer were not readily
available. Thus, an independent design was used in the design example. It has
been shown in [24] that a high power density transformer can be designed with
a band-limited frequency range of 10MHz. In light of the bandwidth and power
density improvement shown in the design example, it is reasonable to assume that
the transformer designed in [24] could take advantage of the optimisation process,
given that the authors have used a dielectric thickness of 0.4mm for their trans-
former with similar design specifications. However, the authors have shown that
due to core losses, their planar transformer was band-limited to around 10MHz
due to non-linear core losses. Due to this, choosing a higher or lower dielectric
thickness would not have made significant difference to the overall bandwidth of
the transformer. In any case, it is still reasonable to expect an increase in power
density of the same transformer, if an optimum dielectric thickness is used, even if
there is no effective improvement in practical bandwidth.
This work is thus useful for high frequency operation of transformers, where
the application is sensitive to the bandwidth, and where the bandwidth of the trans-
former is controlled by the dielectric thickness and not limited by the core material.
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3.6.2 Exclusion of Intra-layer Capacitance
It should be noted that in the design example presented in section 3.5, the total self
capacitance of the secondary side is considered to be zero. Of course this is not ex-
actly true, as there will always be a small amount of intra-layer capacitance between
the terminals of the single layer winding, as shown in fig. 2.18b in section 2.2.3 of
chapter two; it may be noted that the self capacitance is effectively a sum of the total
intra-layer capacitance and the inter-layer capacitance as discussed in section 2.2.4
in chapter two. However, upon inspecting the bandwidth and thickness expres-
sions shown in eq. (B.4c), eq. (3.8b) and eq. (3.8a), the terms shown in eq. (3.13)
are found. From this expression, it is easy to see that the coupling capacitance Ck
will always dominate, since it as an addition operation, and not a multiplication
operation. This is supported by the fact that the intra-layer capacitance will always
be much smaller than the inter-layer or coupling capacitance, as shown in chapter
two.
(4C2 + Ck) (3.13)
3.6.3 Considerations for Spiral Winding Structures
When a spiral structure is considered, expressions for the inter-layer capacitance,
coupling capacitances and leakage inductance given in eq. (3.4a), eq. (3.4b) & eq. (3.4c)
respectively need to be slightly modified to accommodate for the change in geomet-
rical structure. Please note that all references to equations, figures and tables that
have a capital letter can be found in the relevant appendix.
The width of the tracks is no longer equal to the width of the core window bw,
but is given in eq. (A.3a), taking into account the number of turns n present on each
winding layer. It is found to be more convenient to express the dielectric spacing
distance between turns d as a fraction kp of the track-width w. The track width w
can thus be re-written as eq. (3.14). The turn length for windings in each layer is
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given in eq. (A.3e); lts is the total length of the spiral track, whereas lt is the effective
length of a single turn track as illustrated in fig. 2.7. It is important to use the lt for
leakage inductance as the magnetic flux effectively sees the spiral as a single-turn
layer, with the magnetic field intensity multiplied by the square of the number of
turns per layer n.
w =
bw
n+ kp(n− 1) (3.14)
With these geometrical changes taken into account, the inter-layer capacitance, cou-
pling capacitance and leakage inductance can be expressed as eq. (3.15a), eq. (3.15b)
& eq. (3.15c). The effective width and length for the leakage inductance is equal to
bw and lt respectively.
Cinter = 0r
ltsw
t
(
NL − 1
N2L
)
=
1
t
(Cic) (3.15a)
Ck = 0r
ltsw
t
=
1
t
(Ckc) (3.15b)
Lk =
µ0 lt n
2
bw
[
t
NLP−1∑
a=1
a2 + t N2LP + t
(
NLP
NLS
)2(NLS−1∑
b=1
b2
)]
= t(Lkc) (3.15c)
The dimensions of the dielectric layer for Dw, Dl, bw needs to be chosen (refer
to fig. A.1), along with d (or kp) as this allows for the calculation of the spiral length
lts ; the length lt also needs to be calculated for the leakage inductance and is given
as eq. (A.2).
3.6.4 Bidirectional Operation
The results derived in section 3.3 holds valid for step-up and step-down opera-
tion. Bidirectional operation implies that power flows in both directions (primary-
>secondary & secondary->primary) of the transformer. It is true that an ideal trans-
former should transfer power equally in both directions. However, once the trans-
former is optimised for operation in one direction, optimized parameters cannot be
guaranteed to hold true for operating the reverse direction, using the same design
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parameters, due to changing parasitics and magnetising inductance. Thus, bidirec-
tional operation would require the user to find optimum parameters for both ports;
this would mean that bandwidths of both directions need to be found, and an op-
timum dielectric thickness that is common to both directions of use must be found
(this usually means the lowest common optimum dielectric thickness). Of course,
this is not an issue for unidirectional operation, where power only flows from the
primary to secondary side.
3.6.5 Reasoning for Assumptions
Previously it was discussed in section 3.3 that the following assumptions were
made in order to derive analytical expressions:
• All layers of the primary and secondary windings are identical
• Every layer of both windings have a single turn
• Intra-layer capacitance is ignored as its considered negligible.
Furthermore, the following assumptions are also made:
• The dielectric thickness of all layers are the same
• The dielectric permittivity of all layers are the same.
It may be noted that such assumptions may seem to potentially limit the scope
of the work. However these assumptions are supported by practicality. The fol-
lowing reasons are presented:
• The dielectric thickness and permittivity of all layers is usually kept the same.
This is to allow for simpler construction/manufacturing of the structures.
• All layers may have the same number of turns as this allows for generalisation
of the analytical calculations for parasitic inductance and capacitance due to
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well defined geometry. Including different number of turns will complicate
the leakage inductance and parasitic capacitance expressions and will lead to
a non-analytical model of the parasitics.
• A single turn per layer is used for demonstration of concept. The results are
equally valid for multiple turns as this would merely change the effective
surface area of the inter-layer capacitance and coupling capacitance. As for
the leakage inductance, the leakage H-field magnitudes of each layer will be
multiplied by the product of n, which is the number of turns per layer as
illustrated in fig. 2.8. Such changes are accounted for and described in sec-
tion 3.6.3. Furthermore, the total self-capacitance of the winding would be
only slightly higher due to the presence of intra-layer capacitance.
• The intra-layer capacitance is ignored in this analysis as it has been shown in
the previous chapter that its contribution is thought to be insignificant com-
pared to the coupling capacitance Ck and the inter-layer capacitances.
Planar transformers can be designed with many different winding configura-
tions, resulting in complex electric and magnetic field distributions, which can be
difficult to analyse analytically. This is because complex winding configurations
leads to complex geometry. However, it can be argued that the parasitic capaci-
tance and leakage inductance of any winding configuration can be reduced to the
form shown in section 3.3, with the proportionality to dielectric thickness main-
tained. The effective capacitance and leakage inductance would be scaled by a
scaling factor which takes into account the complex geometry; this scaling factor is
accounted for within the parasitic constant described in section 3.3. Given this, one
can argue that the results presented in this chapter would be valid for any winding
configuration, provided that the designer is able to analytically capture the details
such as the effective areas and lengths of the relevant geometry.
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3.7 Summary
This chapter has shown that the dielectric thickness has a definite impact on the
bandwidth of the transformer. It has been shown that there are values of dielectric
thickness topt that results in the highest possible bandwidth fmax. These optimum
thickness values presents the optimum values of the inductive and capacitive para-
sitics that results in the optimum bandwidth, given a winding configuration. How-
ever, it has also been shown that in some cases, such as those presented in fig. 3.5,
that when the primary winding inductance L1 is much larger than Lmin, topt is just
the maximum dielectric thickness, tmax that can be used. In this case, choosing a
dielectric thickness less than tmax has negligible effect on bandwidth. The dielec-
tric thickness must thus be chosen such that it is less than or equal to tmax, and at
the same time be able to withstand the voltage difference across it, depending on
the application. It may be noted that should topt (or tmax) be smaller than the min-
imum dielectric thickness needed for breakdown, a better dielectric material may
be chosen to prevent such a breakdown.
The minimum feasible primary winding inductance Lmin for a given trans-
former configuration, to be used for optimisation has been derived in this chap-
ter. Using a winding inductance that is equal to or greater than this value ensures
that the optimum dielectric thickness derived results in a leakage inductance that
is smaller than the winding inductance. This helps to ensure that only practically
possible design solutions are derived. Furthermore, it has been shown that when
the winding inductance is much greater than Lmin (at least 10 times), the closed
form expressions of t′opt and f ′max can be used since there is convergence.
It has been discussed that in certain practical cases, optimisation of the dielectric
thickness cannot be taken advantage of, due to the bandwidth limitations of the
core material, as a result of non-linear losses. This work is therefore more useful for
high frequency applications that take into account transformer bandwidth, wherein
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the bandwidth is entirely dependant on the capacitive and inductive parasitics and
not the core material.
Concerning the transformer volume, the winding volume can be significantly
reduced when the optimum dielectric thickness is chosen; by extension the core
volume is also reduced when the core is designed with both flux saturation and
dielectric thickness optimisation in mind. However, the improvement in power
density is not always guaranteed because the dielectric thickness is primarily op-
timised for bandwidth and not for reduction of volume, which could result in a
higher-than-expected optimum thickness. This being said, it is possible to derive a
solution where the optimum thickness is lower by adjusting the track width of the
conductors appropriately in accordance with fig. 3.6.
Although the bandwidth was derived based on the circuit model chosen in
chapter two, it may be noted that other circuit models would give approximately
the same bandwidth and optimum dielectric thickness values through similar ex-
pressions. This is expected to be true as long as the circuit model is able to capture
the knee-point frequency accurately. It can therefore be argued that the bandwidth
and optimum thickness expressions derived in this chapter are generalised to pla-
nar transformers, given the constraints and assumptions mentioned in this disser-
tation.
Finally, this chapter has shown that the dielectric thickness of a planar trans-
former can be optimised such as to present the best bandwidth possible for a given
winding configuration. Analytical expressions have been derived for the optimum
dielectric thickness and the bandwidth, such as to lessen the burden of iterative
simulations of planar transformers for bandwidth optimisation.
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Chapter 4
Conclusion
With the conclusion of this research, planar transformers can now be optimized for
frequency bandwidth by choosing of an optimum dielectric thickness; the power
density can also be optimised as a result. The following contributions have been
made:
• A suitable lumped electrical circuit model has been proposed, taking into ac-
count the constraints and assumptions made in chapter 1. The currents and
voltages within the circuit have been shown to match with that of simulation
results in FEKO.
• The theoretical bandwidth of the transformer has been defined as the fre-
quency beyond which the transformer no longer exhibits ideal transformer
behaviour; that is to say that currents and voltages of the secondary side no
longer follow the transformer turns ratio.
• The effect of capacitive and inductive parasitics on the theoretical bandwidth
have been analysed by analytically defining the bandwidth as a function of
dielectric thickness.
• A method of designing transformers with optimum bandwidth and optimum
dielectric thickness has been found and described.
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The research objectives defined in chapter one have thus been accomplished,
and the research question has been answered. The results are strongly believed to
be valid within the framework of assumptions and constraints considered.
It was stated in chapter one that there is a need to choose the optimum dielec-
tric thickness for planar transformers. It was decided to analytically solve for the
optimum dielectric thickness value, as such a solution would allow for convenient
designing of planar transformers, which would otherwise require either trial and
error construction of lab prototypes or time-consuming iterative electromagnetic
simulations.
Due to the importance of finding an analytical closed-form solution, it was de-
cided in chapter two to work with a suitable model of a planar transformer. A
lumped electrical model of a planar transformer was thus chosen as each compo-
nent of the circuit can be analytically derived, and the circuit itself can be inherently
analytically analysed by deriving mesh equations. A proposed circuit model was
presented and was shown to be closely matching a simulated planar transformer
in FEKO simulation software.
Using the planar transformer model proposed in chapter two, the theoretical
bandwidth of the transformer was described in chapter three analytically, as func-
tions of the capacitive and inductive parasitics, which are both functions of dielec-
tric thickness. The optimum dielectric thickness was then analytically derived by
analysing its influence on the frequency bandwidth of the transformer. It has also
been found that for a given winding configuration, the winding inductance must be
carefully chosen such that there exists an optimum thickness and bandwidth which
is physically realisable. This physically unrealisable region exists because the ana-
lytical results have been derived from the circuit model, wherein the leakage induc-
tance can be higher than the primary winding inductance; such a structure cannot
be physically realised for obvious reasons.
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In a design example in chapter three, it has been shown that by optimising
the dielectric thickness of a 50W 4:1 planar transformer, the bandwidth can be im-
proved by 384%, along with a power density improvement of 45%. It is thought
that optimisation of dielectric thickness results in a bandwidth optimisation that
cannot be taken advantage of in cases where the overall bandwidth is determined
by the core’s bandwidth, due to non-linear losses. However, applications that re-
quire a high bandwidth, that are not band-limited by the core, can benefit from
the optimisation process. This research is thus useful where bandwidth is not re-
stricted by the core. Furthermore, it may be noted that in cases where the optimum
dielectric thickness would result in dielectric breakdown, a better dielectric mate-
rial may be used to prevent such breakdown, if the goal is to design for optimum
bandwidth; there always exists a possibility of developing/using better materials
to resist dielectric breakdown in the future.
The results presented in this research are theoretical due to many idealistic con-
straints and assumptions made. Thus it is thought that the bandwidth of a real
planar transformer with all the non-ideal characteristics would at best approach
the theoretical bandwidth.
Finally, the research presented has shown that the dielectric thickness of a pla-
nar transformer with non-interleaved windings can be optimised such that the the-
oretical bandwidth of the transformer is optimised.
4.1 Recommendations For Future Work
It would be interesting to see whether the results presented in this research would
compare when using a more practical transformer model that incorporates non-
ideal characteristics such as core, winding and dielectric losses, and frequency de-
pendant material permeability and permittivity.
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A typical planar transformer has power transfer characteristics in the frequency
range as shown fig. 3.7a (shown again in fig. 4.1 for convenience). It can be seen
that the power-factor is low at low frequencies. It can be argued that this effect
may not be a problem if the transformer is designed with the base frequency of the
switching in mind (as described in chapter three). However, the base frequency
could be much lower or higher in cases where random switching is used to dither
the EMI. In this case the base frequency is not well defined, so something must be
done to remove, or at least reduce this effect.
This apparent power can be reduced by placing a capacitor in parallel with
the source. The placement of this capacitor will not affect the bandwidth of the
transformer as the load power is only dependant on the capacitor at the load C2
and the inter-winding coupling capacitance Ck. If possible, this capacitance can be
made to arise out of the winding itself by adjusting the thickness of the dielectric
in the primary winding. Future work can account for this frequency-based power
factor and design a suitable capacitor to counteract this effect.
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FIGURE 4.1: Plot showing the power transfer characteristics of
source and load power in the frequency domain. Shaded region
indicates area to be minimised to improve power-factor within the
operating frequency range.
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Furthermore, the dielectric thickness optimisation can be extended to include
transformers with an interleaved winding arrangement. Since the intra-layer ca-
pacitance is also dependant on the thickness of the dielectric, future work can take
into account the intra-layer capacitance together with the inter-layer capacitance to
find the optimum dielectric thickness.
This research has considered transformers that are operating in continuous con-
duction mode. Further research is recommended to verify whether the results pre-
sented in this research are applicable to flyback coupled inductors.
4.2 Possible Future Implications
Since the work in this research has considered lossless windings, it may find useful
application where the transformers are superconducting [45–48]. Although super-
conducting transformers exist in literature, none have taken a planar form factor.
The core can be eliminated as the flux can be coupled and bounded using ‘flux-
lensing’ by a superconducting tube, by taking advantage of the Meisner effect.
Such an ‘air-core’ could help overcome the problem that ferrite cores have with
bandwidth restriction due to non-linear losses. The air core must then be designed
such as to present at least the minimum winding inductance Lmin for optimum
bandwidth and dielectric thickness, as discussed in chapter three. The design tech-
nique and assumptions presented in this research would thus directly relate to the
lossless nature of such a superconducting transformer, due to the lossless planar
transformer model from which the design techniques have been derived. The ex-
tent to which superconducting planar transformers can be used and their advan-
tages, can be evaluated in future research.
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Appendix A
Analytic Geometry Expressions for
Dielectric Layer and Spirals
The geometry of a general planar dielectric layer is shown in fig. A.1. For a single-
turn layer, the effective length lt of the conductor is given by eq. (A.2). The lengths
of Dl and Dw are given as shown in eq. (A.1a) & eq. (A.1b).
Dl = lc + 2bw (A.1a)
Dw = lw + 2bw (A.1b)
bw
Dw
Dllc
lw
FIGURE A.1: Geometry of the dielectric layer.
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lt = 2(Dl +Dw)− 4bw (A.2)
The calculations of the leakage inductance, intra-winding capacitance and cou-
pling capacitance are based on the geometry of the spiral windings. It is therefore
important to have analytical approximations for various geometrical aspects of the
spiral structure.
First, the track width is calculated for an arbitrary number of turns (n >= 2) in
eq. (A.3a). The length of the first turn given in eq. (A.3b). Lengths of subsequent
turns are given in eq. (A.3d) with each turn reduced by a constant amount umeters
given in eq. (A.3c). The total length can then be found as the sum of all individual
lengths as given in eq. (A.3e).
These approximations are compared to measured lengths of spiral conductors
in table A.1. It may be noted that although the essence of the work in this document
is theoretical, it was necessary to verify the accuracy of the analytical length expres-
sions by producing spiral prototypes in the lab and measuring their spiral lengths.
The author acknowledges that there might be uncertainties in the measurements
themselves due to the accuracy of the measuring instrument (ruler) used. How-
ever, this accuracy is thought to be sufficient for comparative purposes.
w =
(bw − d(n− 1))
n
(A.3a)
l(1) = 2(Dw +Dl)− 2(w + d) (A.3b)
u = 10(w + d) (A.3c)
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l(k) =
n∑
k=2
lk−1 − u (A.3d)
lts =
n∑
k=1
lk (A.3e)
turns d (mm) Dw (mm) Dl (mm) bw (mm) Calculated
lts (mm)
Measured
lts (mm)
Error
3 1 50 86 16 680 640 5.9%
4 1 48 88 16 867 835 4.2%
7 0.5 48 88 16 1440 1436 0.28%
10 0.5 48 88 16 2010 2035 1.2%
TABLE A.1: Comparison of measured and calculated spiral lengths.
The calculated lengths of the spiral structures are compared to mea-
sured lengths of structures shown in fig. A.2.
(a) 2-turn spiral, d = 1mm (b) 3-turn spiral, d = 1mm
(c) 7-turn spiral, d = 0.5mm (d) 10-turn spiral, d = 0.5mm
FIGURE A.2: Spiral layers with various turns and dielectric spacings
constructed to validate length approximations.
77
Appendix B
Power & Auxiliary Expressions
The numerator and denominator terms of the original load power expression are
given in eq. (B.1a) & eq. (B.1b) respectively; the turns ratios are chosen arbitrarily
to show agreement for both step-up/down operation. The frequency knee-points
of the load power are calculated by analytically finding the roots of ω in eq. (B.1b).
The load power expression is given in eq. (B.1c).
∣∣∣PL(num)(ω)∣∣∣ = ∣∣RLC2k(L1L2 −M2)ω4 − 8RLCkM(L1L2 −M2)ω2 + 16M2RL∣∣
(B.1a)
∣∣∣PL(denom)(ω)∣∣∣ = ∣∣∣(C2CkLkRL(L1L2 −M2))ω4 + jCkLk(L1L2 −M2)ω3
− (CkLk(L1 − 2M)− (4C2 + Ck)M2 + (4C2 + Ck))(L1 + Lk)ω2
+ 4j(L1L2 + L2Lk −M2)ω + 4RL(L1 + Lk))2
∣∣∣ (B.1b)
|PL(ω)| =
∣∣∣∣ PLnum(ω)PLdenom(ω)
∣∣∣∣ (B.1c)
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The approximated load power function is found by truncating the higher order
terms that eventually tend to zero (3rd & 4th order terms in this case) in the denom-
inator. The approximated load function is then given as eq. (B.2).
∣∣P ′Ldenom(ω)∣∣ = ∣∣∣− ((CkLk(L1 − 2M)− (4C2 + Ck)M2 + (4C2 + Ck))(L1 + Lk)ω2
+ 4j(L1L2 + L2Lk −M2)ω + 4RL(L1 + Lk)
)2∣∣∣ (B.2)
The approximated load power expression is plotted along with the original load
power expression in fig. B.1. Inspection of these plots show that the approximation
matches very well with the original expression.
It may be noted that the load power expression is a complex expression. This is
not expected as the power being dissipated is considered purely real as it is being
dissipated by a resistor. However, insight into the mesh equations derived reveals
that the load current expression (from which the load power expression is derived)
has a phase angle that is caused due to the current being referred to the primary
side of the transformer. This phase angle disappears when the current is referred to
the secondary side of the transformer. The phase angle can thus be safely ignored
for all calculations, and only the magnitude of the load current expression should
be considered, assuming that all calculations are being referred to secondary side.
Any subsequent expressions derived from the load current expression, such as the
bandwidth, must thus have an absolute function applied to it to obtain the mag-
nitude. Furthermore, this makes sense because it is meaningless to obtain a phase
angle for the unit of frequency.
The poles of the load power expression can be found by considering the expres-
sion under the square operator in eq. (B.2). This expression is given in eq. (B.3).
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0 = (CkLk(L1 − 2M)− (4C2 + Ck)M2 + (4C2 + Ck))(L1 + Lk)ω2
+ 4j(L1L2 + L2Lk −M2)ω + 4RL(L1 + Lk) (B.3)
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(a) L1 = Lk = 1pH, C1 = C2 = Ck = 1pF,
Turns Ratio = 1 : 2
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(b) L1 = Lk = mH, C1 = C2 = Ck = 1µF,
Turns Ratio = 1 : 2
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(c) L1 = Lk = 1pH, C1 = C2 = Ck = 1pF,
Turns Ratio = 10 : 1
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(d) L1 = Lk = 1mH, C1 = C2 = Ck = 1µF,
Turns Ratio = 10 : 1
Original load power expression
Approximated load power expression
FIGURE B.1: Comparison of original load power expression and ap-
proximated load power expression.
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The knee-point frequency or bandwidth can be calculated by finding the fre-
quency roots of the load power expression which can be solved for from eq. (B.3).
The coefficients of this expression has been re-written as a function of thickness
t. This allows the frequency bandwidth to be analysed as a function of dielec-
tric thickness. The coefficients of the expression of interest, eq. (B.4a), are given in
eq. (B.4b). The frequency roots themselves are given in eq. (B.4c).
0 = aω2 + bω + c (B.4a)
a = −(CkcLkct(L1 − 2M)− (4C2c + Ckc)(M2 − L2(Lkct+ L1)))RL
b = 4jt((Lkct+ L1)L2 −M2)
c = 4t(Lkct+ L1)RL
(B.4b)
Frequency roots (rad/s) =
∣∣∣∣∣−b±
√
b2 − 4ac
2a
∣∣∣∣∣ (B.4c)
The root that is of interest is the positive version of eq. (B.4c). The maximum
frequency bandwidth in eq. (B.4c) is found by considering only the terms under the
square root operator as given in eq. (B.6a), which can be simplified by gathering
all coefficients of t as in eq. (B.6c); the coefficients of t in eq. (B.6c) are given in
eq. (B.6b). A few important substitutions are made in eq. (B.5), where ar is the
turns ratio of the transformer.
L2 = a
2
rL1 (B.5a)
M =
√
L1L2
= arL1 (B.5b)
0 = b2 − 4ac (B.6a)
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ax = −16L21L2kca4r
bx = 16(L
2
kc(a
2
r(4C2c + Ckc)− Ckc(2ar − 1)))L1R2L
cx = 16(Lkc(a
2
r(4C2c + Ckc)− Ckc(2ar − 1)))L21R2L
(B.6b)
0 = axt
2 + bxt+ cx (B.6c)
topt =
∣∣∣∣∣−bx −
√
b2x − 4axcx
2ax
∣∣∣∣∣ (B.6d)
The minimum inductance Lmin is then found by considering the terms under
the square-root operator in eq. (B.6d) as given in eq. (B.7a). Simplifying this ex-
pression and collecting the coefficients of L1 gives a quadratic expression. This
quadratic expression can be solved for L1 to give eq. (B.7b).
0 = b2x − 4axcx (B.7a)
Lknee =
∣∣∣∣∣RL
√
Lkc(−4C2ca2r − Ckc(a2r − 2ar + 1))
2a2r
∣∣∣∣∣ (B.7b)
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Appendix C
Simulation Software and Setup
C.1 FEKO Simulation
FEKO is a simulation tool that can be used to simulate 3D electrical models in the
frequency domain. The software currently only runs on Windows and Linux-based
operating systems, and requires a license to run.
The core model that was constructed has the exact dimensions as the Ferrox-
cube PLT/E64 combination [49]. All simulations in FEKO used the same dielectric
model and core model dimensions. The dimensions of the dielectric layer used
are visualised in fig. C.2; the values of the dimensions are tabulated in table C.1.
The default dielectric thickness of a layer is 0.4mm except when specified other-
wise. The dielectric material permittivity and core material permeability is 5 and
1000 respectively unless specified otherwise. The range of permittivity and perme-
ability values are arbitrarily chosen to validate FEKO simulation’s agreement with
analytical expressions at relatively ‘extreme’ values.
In order to simulate the transformers properly, the grounds of the secondary
winding were connected to the grounds of the primary winding to a common
ground plane as shown in fig. C.1. Simulation of the transformer requires a source
port and a load port which are both defined as ‘edge-ports’ in FEKO. For leakage
inductance measurements, the load port is shorted in-effect by defining the load as
zero ohms.
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It may be noted that illustrations of multiple simulation models are not pre-
sented. This is because it is sufficient to show the general structure of the simula-
tion model, with variations of the geometry noted wherever necessary.
FIGURE C.1: Simulation model of a 2:4 transformer.
Values (mm)
Dw 49.8
Dl 98.6
bw 18.8
lw 10.2
lc 50.8
TABLE C.1: Di-
mensions of Di-
electric Layer.
bw
Dw
Dllc
lw
FIGURE C.2: Illustra-
tion of dimensions of
the dielectric layer.
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C.1.1 Comment on Meshing Requirements
In general, the simulation results agree with mathematical models derived in chap-
ter two. Many minor discrepancies are attributed to insufficient meshing through-
out the chapter. However, since the simulation and mathematical circuit models are
in agreement, it can be argued that increasing the mesh density would allow the be-
haviour of both models to approach convergence; although it may be noted that the
behaviour of a lumped model can never truly match that of a distributed electro-
magnetic model at high frequencies due to their fundamental differences. In this
case, increasing the mesh density would require high computational resources and
would ultimately result in diminishing returns from the simulation. The meshing
used in the simulations in this dissertation are therefore considered to be sufficient
for the purposes of this research; the mesh size and density being automatically
chosen by FEKO.
C.1.2 Simulation Procedure
The following general rules must be followed to simulate structures properly in
FEKO:
• The frequency range must be defined.
• The source port must be defined. A ‘wire-port’ or an ‘edge-port’ must be
used.
• A source must be defined. Generally this is a voltage-source.
• A load port may be defined if a real or complex load is to be connected in
series or parallel.
• Volume equivalence principle may be used to solve for structures where large
dielectrics are defined. Surface equivalent principle may be used to solve for
structures where thin dielectrics are defined.
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• All structures constructed in FEKO must be ‘unionised’ if they are to be elec-
trically connected.
• Electric or magnetic fields may be requested. The cross-section must be de-
fined to be able to plot the field magnitude as a function of a physical dimen-
sion.
• The structures must then be meshed before the simulation is run. The mesh
size is usually automatically chosen. However finer meshing is recommended
near ports and dielectric layers, or where small geometrical details are present.
C.2 FEMM Simulation
FEMM is a free cross-platform simulation tool that can be used to simulate the
electric and magnetic fields of two-dimensional structures. This software is used
to measure the per-unit-length-capacitance between two adjacent strips of conduc-
tors. The electric field flux lines and equipotential lines can be requested. The
software also has a convenient capacitance calculation tool, which can be used to
directly calculate the capacitance.
The following procedure must be followed to simulate structures correctly in
FEMM for an electrostatics problem:
• An electrostatics problem should be chosen on start-up
• The problem must be specified as planar and the depth must be specified as
1 meter.
• The vertices of the structure must be defined using nodes. The vertices can
then be connected using segments.
• Specify voltages on segments.
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• Materials such as air and FR4 must be defined. Block labels must then be
places inside blocks. The property of the block label must then be set to the
appropriate materials.
• A non-mesh block label must be defined to avoid meshing the entire region.
• The structure must then be meshed.
An example model to simulate a two dimensional cross section of a structure
with two conductors is shown in fig. C.3.
FIGURE C.3: Cross section view of a FEMM model to simulate fring-
ing electric field between two adjacent strips of conductors on a di-
electric.
C.3 NgSpice Simulation
NgSpice is a free cross-platform circuit simulation tool that can be used to simulate
complex circuits.
In order to simulate an example transformer circuit, a ‘.circ’ file must first be
created. The first line of the file must be the name of the circuit model, after which
components can be defined on each line followed by the nodes that they are con-
nected to and then the component value.
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In order to run and extract the requested currents and voltages, a ‘.control’ sec-
tion must then be created within the file. In this section the run command must
be implemented. The output data must then be defined as ASCII. A ‘wrdata’ com-
mand must also be implemented in order to get the program to output the currents
and voltages.
The type of analysis can then be defined. A frequency analysis is required in
this case, so the ‘.ac’ command is used. Finally ‘.end’ command is used to define
the end of the file. As an example, code used to simulate a transformer circuit is
shown in listing C.1.
LISTING C.1: NgSpice code used to simulate a transformer circuit
Transformer Model
V1 1 0 AC 1
C1 1 0 50p
Lk 1 2 100n
Rs 2 3 1n
L1 3 0 10u
Ck 3 4 50p
L2 4 0 40u
C3 4 0 50p
R 4 0 50
k L1 L2 1
. c o n t r o l
run
s e t f i l e t y p e = a s c i i
wrdata power_output_1 abs ( ( v ( 4 ) ^ 2 ) / 5 0 ) abs ( i ( V1)∗v ( 1 ) )
. endc
. ac dec 200 1kHz 10 e8
. end
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